
## **IDEAS FOR DESIGN**



USING THIS SETUP, dc offset shift can be tested. The table and graph show the results obtained with four different devices.

## 521 CHECK FOR OP-AMP DC OFFSET SHIFT

JOHN DUNN

181 Marion Ave., Merrick, NY 11566.

he dc values of op-amp offsets can't always be taken for granted when delivering ac outputs. No device is ever exactly symmetrical for maximum positive slew rate versus maximum negative slew rate. Consequently, there's always some range of output slew rates in which the device used limits in one direction more severely than in the other. What results is rectification of the ac signal and an apparent shift of the dc offset.

This test circuit (see the figure) can check for the shift phenomenon. The accompanying table and graph illustrate the results obtained for four devices, all of different types. As frequency and slew rate are increased, the effect can be either relatively abrupt (LF412CN and NE5532N) or relatively gradual (LF358J and TL082CP).□

## 522 PLL COMPARES CAPACITORS

M.S. NAGARAJ

I.S.R.O. Satellite Centre, Digital Systems Div., Insat Building, Airport Rd., Vimanapura P.O., Bangalore 560 017 India.

ith this simple test circuit (see the figure, p. 96), a given capacitor's  $(C_x$ 's) value can be instantaneously revealed as being higher, lower, or within the percentage limits compared with a reference capacitor  $(C_{REF})$ . As a result, the tester, which is built around the commonly used and inexpensive CMOS PLL CD4046, can be used to select capacitors for use in such circuits as active filters, PLL circuits, tone decoders, and so forth.

Capacitors  $C_X$  and  $C_{REF}$  decide the

ON and OFF periods, respectively, of the square wave at the VCO's output. Integrator  $R_4C_1$  develops a dc voltage proportional to the square wave's duty cycle. Comparators a and b compare the dc voltage against the two adjustable reference levels  $V_{\text{REF-HI}}$  and  $V_{\text{REF-LO}}$ . The three LEDs (two red and one green) indicate the test results.

If capacitor  $C_X = 1.01~C_{REF}$ , then the ON period  $(t_{ON})$ , OFF period  $(t_{OFF})$ , duty cycle (n), and integrator output  $(V_{INT})$  will have the following relationships:

$$\begin{array}{l} t_{\rm ON} = 1.01 \ t_{\rm OFF}, \, n = 1.01/2.01 = 0.502, \\ V_{\rm INT} = n V_{\rm DD} = 6.024 \ V \end{array}$$

Similarly, for  $C_{\rm X}=0.99~C_{\rm REF}$ :  $t_{\rm ON}=0.99~t_{\rm OFF}$ , n=0.99/1.99=0.497 and  $V_{\rm INT}=5.964~V$ 

Hence, for a comparison check that is  $\pm 1\%$ , the two reference voltages are:  $V_{REF\text{-}HI}=6.024~V$  and  $V_{REF\text{-}}$  to  $_{LO}=5.964~V$ .

When tested, it was found that the accuracy for lower capacitor values is limited by the stray capacitance inherent to the circuit. For higher values (lower VCO frequencies), accuracy is limited by the ripple voltage overriding the dc voltage at the integrator's output. The ripple voltage makes two LEDs turn on simultaneously.

During testing, it was found that the device compared capacitors in the range of 100 pF to 10,000 pF for a comparison limit of  $\pm 1\%$ .